

# New Structure for Adder with Improved Speed, Area and Power



Fatemeh Karami H.<sup>1</sup> , Ali K. Horestani<sup>2</sup>

<sup>1</sup> Department of Electrical and Computer Engineering  
Isfahan University of Technology- Iran

<sup>2</sup> School of Electrical and Electronic Engineering  
The University of Adelaide- Australia



2nd IEEE International Conference on Networked Embedded Systems for Enterprise Applications  
Perth, Australia  
8th - 9th December 2011

---

# Contents

---


- Importance of adders and addition operations in processors and digital computer systems
- Two main Adder structures
  - Ripple Carry Adder
  - Carry Look ahead Adder
- Proposed structure: 64-Bit RCLA
- Simulation Results

---


# Ripple Carry Adder

---

- The Ripple Carry Adder (RCA) :
  - Based on mathematical calculations by hand
  - The simplest adder
  - Cascading full adder blocks
  - Occupies large on-chip area



# Ripple Carry Adder



---

# Adders

---

- Maximum delay of adders is due to generation of carry signals

Some Solutions



Carry Select Adder(CSA) , Carry Skip Adder & Carry Look-ahead Adder (CLA)



Faster but its area is 2 times larger than RCA



Slower than CSA but smaller area




Very Faster than others with very larger area because of LCUs


There is a trade off between speed and area

**proposed structure: Decreasing the area and power while preserving the speed**

# Carry Look-ahead Adder



Simplified Carry Look ahead Adder (SpCLA)



Metamorphosis of Partial Full Adder

$$P_i = A_i \oplus B_i \quad : \quad \textit{Propagate Signal}$$

$$G_i = A_i \cdot B_i \quad : \quad \textit{Generate Signal}$$

P & G signals for look-ahead carries

Replaced with AND gate: modified Carry Look ahead Adder (MCLA) [11]


# Carry Look-ahead Adder

$$C_1 = \left( G_0' \cdot (P_0 \cdot C_0)' \right)'$$

$$C_2 = \left( G_1' \cdot (P_1 \cdot G_0)' \cdot (P_1 \cdot P_0 \cdot C_0)' \right)'$$

$$C_3 = \left( G_2' \cdot (P_2 \cdot G_1)' \cdot (P_2 \cdot P_1 \cdot G_0)' \cdot (P_2 \cdot P_1 \cdot P_0 \cdot C_0)' \right)'$$

$$C_4 = \left( \begin{array}{l} G_3 \cdot (P_3 \cdot G_2)' \cdot (P_3 \cdot P_2 \cdot G_1)' \cdot \\ (P_3 \cdot P_2 \cdot P_1 \cdot G_0)' \cdot (P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0)' \end{array} \right)'$$




$$P_G = P_3 \cdot P_2 \cdot P_1 \cdot P_0$$

$$G_G = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0$$


$$C_4 = G_G + P_G \cdot C_0$$

The carry logic is getting quite complicated for more than 4 bits

# Carry Look-ahead Adder




By combining four 4-bit CLAs, a 16-bit adder can be created



By combining four 16-bit CLAs, a 64-bit adder can be created

# 64- Bit CLA



64-Bit CLA structure

## Proposed Structure

- Only  $C_{4i}$  are predicted in PGC blocks with P & G signals.
- Other carries are generated similar to Ripple Carry Adder.



Reduction loading on the P and G signals in each LCUs



faster production of  $P_G$  &  $G_G$  signals  $\Rightarrow$  Speed up of  $C_{4i}$  &  $S_i$

So our proposed adder structure has been named **RCLA**  
**(Ripple Carry Look-ahead Adder)**

- Advantages of this new structure:

On-chip area ↓ & Delay ↓ & Power consumption ↓

It's very good !

---

## Simulation Results

---

- Simulated with HSPICE , TSMC 0.18 $\mu$ m CMOS technology , 1.8v power supply
- Critical path: the path of  $S_{63}$  signal generation

comparison of delay in MCLA and proposed structure:

			<i>Original MCLA</i>	<i>Proposed Structure</i>
delay	$S_{63}$	<i>Rising Edge</i>	2.19 ns	2.02 ns
		<i>Falling Edge</i>	2.094 ns	1.894 ns
	$C_{64}$	<i>Rising Edge</i>	0.957 ns	0.915 ns
		<i>Falling Edge</i>	0.795 ns	0.752 ns
<i>d= Maximum Delay</i>			2.19 ns	2.02 ns <b>(7.8% decrease)</b>

---

## Simulation Results

---

comparison of power consumption in MCLA to that in the proposed structures:

	<i>Original MCLA</i>	<i>Proposed Structure</i>
<i>N= Total number of transistors</i>	4288	3872 <i>(10% decrease)</i>
<i>P<sub>ave</sub> (mw)</i>	0.435	0.426 <i>(2.1% decrease)</i>

---

## Simulation Results

---

$\beta$ : Comparison both parameters, speed and area, simultaneously

$\gamma$ : Comparison all three parameters delay, total number of transistors and Power consumption:

	<i>Original MCLA</i>	<i>Proposed Structure</i>
$\beta = d \times N$	9391	7820
$\gamma = d \times N \times P_{ave}$	4085	3332



---

# References



---

1. Chen, P.; Zhao, J.; Xie, G.; Li, Y. "An improved 32-bit carry-lookahead adder with Conditional Carry-Selection." 4th International Conference on Computer Science & Education, 2009. , p. 1911-1913.
2. J. Monteiro, Campos, P.V., Güntzel, J.L., Agostini, L., "Cell-Based VLSI Implementations of the Add One Carry Select Adder," 2011.
3. F. C. Cheng, Unger, S.H., Theobald, M., Cho, W.C., "Delay-insensitive carry-lookahead adders," vlsid, p. 322, 1997.
4. M. M. Mano and C. R. Kime, "Logic And Computer Design Fundamentals-2nd Edition," Prentice-Hall, 2001.
5. J. Lim, D. G. Kim, and S. I. Chae, "Logic and computer design fundamentals, Prentice-Hall, 2001", IEEE Journal of Solid- State Circuits, 1999, vol. 34, pp. 898-903.
6. DA Pucknell and K. Eshraghian, Basic VLSI Design, 3rd ed., Prentice Hall, London, 1994.
7. O. Bedrij, "Carry-select adder," Transactions on Electronic Computers, IRE, pp. 340-346, 1962.
8. C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time power tradeoffs in parallel adders", IEEE Transactions on Circuits and Systems II, 2002, vol. 43, pp. 689-702.
9. N. Weste and D. Harris, "CMOS VLSI design: a circuits and systems perspective, Addison Wesley, 2010.
10. R. Doran, "Variants of an improved carry look-ahead adder," Transactions on Computers, IEEE, vol. 37, pp. 1110-1113, 1988.
11. Y. Pai and Y. Chen, "The fastest carry lookahead adder," Proceedings of the Second IEEE International Workshop on Electronic Design, Test and Applications, 2004, pp. 434-436.
12. H. Q. Dao and V. G. Oklobdzija, "Application of logical effort on delay analysis of 64-bit static carry-lookahead adder," 2001, pp. 1322-1324 vol. 2.
13. B. Lee and V. Oklobdzija, "Optimization and speed improvement analysis of carry-lookahead adder structure," Twenty-Fourth Asilomar Conference on Signals, Systems and Computers, 1990, p. 918.
14. A. Gutub and H. Tahhan, "Efficient Adders to Speedup Modular Multiplication for Cryptography", International Workshop on Signal Processing and its Applications, 2008.
15. N. Bystritskaya, et al., "Investigation of properties of 36-bit adders for creation of DSP blocks on FPGA", International Conference and Seminar on Micro/Nanotechnologies and Electron Devices (EDM), 2010, pp. 143-146. M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989.





Wave forms of the summation and carry out ( $S_{57} \sim S_{63}$  and  $C_{64}$ ) of MCLA structure in two states, rising and falling edges. As it is shown, compared to the other outputs in worst case condition,  $S_{63}$  signal has maximum delay in rising edge. Therefore the total delay of MCLA is related to it.



Wave forms of the summation and carry out ( $S_{57} \sim S_{63}$  and  $C_{64}$ ) of proposed structure in two states, rising and falling edges. As it is shown, compared to the other outputs in worst case condition,  $S_{63}$  signal has maximum delay in rising edge. Therefore the total delay of new structure is related to it.