

A Study on Accelerated Built-in Self Test of Multi-Gb/s High Speed Interfaces

Seong-Won Kang

Samsung electronics/Sungkyunkwan University
Department of Semiconductor Display Engineering

Contents


- 1. Introduction**
- 2. Test architecture**
- 3. Stereographic BER test**
- 4. BER modeling**
- 5. Accelerated test**
- 6. Conclusion**

1. Introduction

1. Noise budgeting and Noise immunity

Important factor to analysis the performance of the high speed serial interfaces.

2. BER and Eye-diagram measurement using the scope



Contents

1. Introduction
- 2. Test architecture**
3. Stereographic BER test
4. BER modeling
5. Accelerated test
6. Conclusion

1. Test architecture


1. Proposed BIST architecture

I2C interface

Tx with offset controllers, Rx with data aligner

PRBS generator, PRBS verifier

BIST logic with a bit error counter and a comparator



Contents


1. Introduction
2. Test architecture
- 3. Stereographic BER test**
4. BER modeling
5. Accelerated test
6. Conclusion

3. Stereographic BER test

1. Stereographic BER test sequence

Intentionally generate timing offset (Δt) voltage offset (ΔV)

- Starts from the center of timing offset-axis
- BER measurement is repeated over all the voltage offset values
- BER test rerun with the next timing offset along all the voltage offset range
- BER data is collected over all points in the Δt - ΔV plane
- Color codes are assigned according to BER level
- A full 2-dimensional stereographic BER diagram



→ Visualize the timing and voltage margins of the interface circuit under test

10^{-15} @ 1Gbps 10^6 seconds

10^{-6} @ 4.8Gbps 0.2 m seconds

Contents


1. Introduction
2. Test architecture
3. Stereographic BER test
- 4. BER modeling**
5. Accelerated test
6. Conclusion

4. BER modeling

1. Relationship between data sampling points and PDF

Ideally, the data are always sampled in the mid-bit.

For out-of-band jitter cause bit errors



Signal edge transition is distributed by RJ

RJ is assumed to be Gaussian

4. BER modeling

2. BER modeling

The probability density function of a zero-mean Gaussian variable is

$$p(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{x^2}{2\sigma^2}}$$


where σ is the standard deviation.

Assuming the uniform bit distribution, the BER can be expressed (the probability of bit transition is 50% when each error occurs)

$$\begin{aligned} BER &= 0.5 * \left(\int_{\Delta t}^{\infty} P_{left}(t) dt + \int_{-\infty}^{\Delta t} P_{right}(t) dt \right) \\ &= 0.5 * \left(\int_{\Delta t}^{\infty} \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{t^2}{2\sigma^2}} dt + \int_{-\infty}^{\Delta t} \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{(t-UI)^2}{2\sigma^2}} dt \right) \\ &= \int_{\Delta t}^{\infty} \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{t^2}{2\sigma^2}} dt \end{aligned}$$

4. BER modeling

Integral of the Gaussian function turns into complementary error function.




Complementary error function can be approximated to another Gaussian function for small $\Delta t / \sigma$
Simplified equation is


$$| \text{Log}_{10} (BER) | = \frac{A}{(\Delta t)^2} + B$$

where both A and B are constants.

4. BER modeling







Cross-section view of the stereographic BER diagram



Curve fitting of the timing offset and BER

4. BER modeling





[6] LVDS Owner's Manual, Fourth Edition, national.com/LVDS, pp.58, Fig. 6-13, 2008.

[7] Michael Nelson, Pavel Zivny, "Impact of Noise on BER estimation", Tektronix, August 2005.

Contents

1. Introduction
2. Test architecture
3. Stereographic BER test
4. BER modeling
- 5. Accelerated test**
6. Conclusion

5. Accelerated test



Contents

1. Introduction
2. Test architecture
3. Stereographic BER test
4. BER modeling
5. Accelerated test
- 6. Conclusion**

6. Conclusion

Implemented the BIST logic.

→ Examine the t, V margins using the **stereographic BER diagram**.

Using the bit error model,

→ **Linear relationship** between $1/\sqrt{|\text{Log}_{10}(\text{BER})|}$ and timing margin

Suggest the sequence of **accelerated measurement** using the linear fitting .

The entire test is completed within 8~9 measurements for BER of 10^{-8} to 10^{-9} .

→ The BER test down to 10^{-15} at 1Gbps can be finished within **150msec**.

Under the these circumstance, I will keep finding more precisely modeling

.

References

- [1] Dongwoo Hong et al., “Bit Error Estimation for High Speed Serial Links,” IEEE Journal of Solid State Circuits, vol. 39, No. 9, pp. 1571-1580, September 2004.
- [2] Stefan Erb and Wolfgang Pribyl, “An Accurate and Efficient Method for BER Analysis in High-Speed Communication Systems”, IEEE European Conference on Circuit Theory and Design, August 2009.
- [3] Jung-Hoon Chun, “High speed interface circuit design and test schemes for memory systems”, Korea Information and Communications Society, December 2008.
- [4] Minchul Shin, Jongjoo Shim and Jaemin Kim, “A 6.4Gbps On-chip Eye Opening Monitor Circuit for Signal Integrity Analysis of High Speed Channel”, IEEE International Symposium of EMC, August 2008.
- [5] Stevan M. Berber, “An Automated Method for BER Characteristics Measurement”, IEEE Instrumentation and Measurement, vol. 53, No. 2, pp. 575-580, April 2004.
- [6] LVDS Owner’s Manual, Fourth Edition, national.com/LVDS, pp.58, Fig. 6-13, 2008.
- [7] Michael Nelson, Pavel Zivny, “Impact of Noise on BER estimation”, Tektronix, August 2005.
- [8] Leens, F., “An Introduction to I2C and SPI protocols”, IEEE Instrumentation and Measurement, vol. 12, No. 1, pp. 8-13, February 2009.
- [9] Wendemagegnehu T. Beyene et al., “Advanced modeling and accurate characterization of a 16 Gb/s memory interface,” IEEE Trans. on Advanced Packaging, vol. 32, No. 2, pp. 437-659, May 2009.
- [10] Yongquan Fan, “Accelerating Jitter and BER Qualifications of High Speed Seril Communication Interfaces”, Ph.D. Thesis, McGill University, February 2010.
- [11] Y. Cai, S. Werner, G. Zhang, M. Olsen, and R. Brink, “Jitter Testing for Multigigabit Backplane SerDes – Techniques to Decompose and Combine Various Types of Jitter,” Proceedings of IEEE International Test Conference, 2002, p700-709

Q & A
